IL Processor on FPGA Platform Project for ECE Students

Design & Implementation of Instruction List IL Processor on FPGA Platform Project Abstract:

PLC (Programmable Logic Controller) issued in Industrial process-control applications. PLC contains a CPU core surrounded by memory and I/O peripheral devices. Most of the commercial PLCs available in market uses general purpose processor as PLC CPU. The general purpose CPU is not suitable for PLC in terms of cost and speed. This project proposes an Instruction List (IL) processor compatible with IEC 61131-3 standards. Instruction List isa simple textual programming method for programming of PLC, given by International Electro-Techno Commission As the program of PLC becomes more complex, the execution time taken by the PLC also increases resulting in failure in responding to high speed safety critical logic.

In conventional PLC’s the control specification first converted into instruction set listing that the operating systems can understand. Now a days it is becoming a standard practice to include safety critical function and operation control functions with single ladder diagram programming. Because of this, rungs in the ladder diagram increases and ultimately its performance in terms of speed decreases. For high speed safety critical application the execution time becomes critical. In this project, a 3-stage pipeline is proposed so that each instruction is executed in single processor machine cycle, providing high execution speed required in many high speed safety critical applications.

IL Processor FPGA Project for Final Year ECE Students

Problem definition:

Programmable Logic Controllers are widely used in the industrial automation applications. Now-a-days it is a standard practice to include safety critical functions in PLC programming. Also, MEMS based sensors are used in the PLC applications which gives input to the PLC which is very fast changing. The processors used as PLC core are mostly general purpose processors which fail to perform when very high speed of execution is required.

It is desired that processors should be dedicated to PLC tasks, rather than being general purpose and it should employ some technique such as instruction pipelining so as to speed-up the execution of PLC program. Also, the overhead routines should be less in the PLC operations. When this is achieved, PLC can respond to very fast changing inputs. Hence, to achieve fast response from the PLC, it is proposed to design a PLC dedicated Instruction List (IL) processor.

Implementation of Telemetry Link on FPGA

Main Project Title            :     Implementation of Telemetry Link on FPGA        

Project Description: The main objective of the Implementation of Telemetry Link on FPGA Project is to develop the Telemetry link Transmitter and Receiver on FPGA. In this Final Year ECE Project object’s measured characteristics or parameters are transmitted to a distance station where they are displayed on the screen, recorded and analyzed. In this electronics application transmitter section and receiver section has implemented on FPGA using Very High Speed Integrated Circuit Hardware Description Language (VHDL). The ModelSim simulator is used to simulate the design and Xilinx synthesis tool is used to synthesize the design on FPGA

VHDL Projects for Final Year Students

This category consists of list of vhdl projects with source code and project report and latest vhdl project ideas for final year students. Here you can download VHDL projects for free of cost. VHDL is one of the fast growing technology which is used for design circuit diagrams and test through software application.

 

FPGA implementation of 32-bit CRC Project

  •   Project Title      : FPGA implementation of 32-bit CRC Project
  •   Platform            : VLSI
  •   Language used: VHDL
  •   Software’s used: Modelsim 6.1f, Xilinx ISE 9.2i

  Project Description:

                           FPGA implementation of 32-bit CRC Project deals with error detection in digital data transfer applications. We are going to use CRC for error detection. The Philip Koopman’s polynomial is used for CRC generation, which provides two more bits of error detection capability. In this Electronics & Communication Engineering Project, at the transmitter check bits are appended (codeword) to the data to be transmitted on the network or channel. These check bits are generated by dividing the message polynomial with the generator polynomial. At the receiver section same operation is performed, if the remainder is zero the transmission is error free, otherwise error has been occurred. In this project we are using VHDL for designing the 32- bit CRC. Synthesis, Place & Route are carried out using Xilinx Spartan-3E kit for programming and for verification of the functionality.

Train Collision Using MIWI Communication.

Description: In this project we are going to prevent the train collision using MIWI communication. In this project we use sensors and micro controller and p2p protocol for communication. Code is written in C language and updated to micro controller which is the heart of the system for taking decisions.

 Hardware and software requirements:

Programing Languages            :   C, MASM, VHDL, MATLAB

Operating system                      :  WINDOWS XP

download Train Collision Using MIWI communication.