Introduction to Different Multipliers Using VHDL Embedded Systems Project:
The power consumption concern and the little occupancy are the major requirements of the fabrication of the DSP systems and other efficient performing systems. The important criteria for improvement are the enhancing speed and space of the multiplier. The speed and the space are relied on each other which mean increasing speed concludes with the more consuming space.
We have focused to come out with a conclusion by studying more multipliers. We have studied three different multipliers differently. We found that the serial multipliers needs more power consumption compared to parallel multipliers. The project has three different multipliers called Booth Multiplier, Wallace Tree Multiplier and the Vedic Multiplier.
The conclusion assists to select the proper multiplier for the fabrication of the systems. The multipliers are the part of the systems with presence at many places. With the analysis of the multipliers, we are able to construct a system with less power requirement and space.
The Project suggests for the Vedic Multiplier which is based on the Vedic multiplication method or called Sutras. The method is commonly and conventionally applied to calculate the multiplication of the two or more numbers in the decimal system. The Project also focused on the same method for the binary number system to form the algorithm which can run on digital hardware. The Vedic multiplication method used here is Urdhava Tiryabhyam for calculation of the binary system.
Download Different Multipliers Using VHDL Embedded Systems Abstract.