The main aim of this Design and Implementation of UART Using VHDL project is to design universal asynchronous receiver and transmitter using the VHDL, VHDL is the VHSIC hardware level description language, and UART provide the asynchronous serial communication with external serial communication like modems, computers, UART allows the data to communicate with other without synchronisation. UART consist of receiver and transmitter module, these modules are having separate pins for inputs and outputs for controlling, so we use UART when the transmitter and receiver data controlling and to increase the accuracy and to avoid the effect of noise. VHDL can be used for the implementation of the UART and by this there is lot of advantages, UART is designed to make a interface between the RS232 and microcontroller.
VHDL describes the function of the transmitter, VHDL design is easy to understand, UART consist of transmit hold register, transmit shift register, receiver hold register, receiver shift register, and multiplexer, so in this ECE project it is easy to implement UART using VHDL. By using VHDL the data is modelled and simulated and this is converted to real hardware like gates and wires, VHDL allows the concurrent process (performs several computations simultaneously) and VHDL is the data flow language (programming principles and architecture), data flow programming is actually implemented for the purpose of parallel performance of the computations.
Download Design and Implementation of UART Using VHDL ECE project Seminar Topic and Paper Presentation.